Presentation 2014-09-18
Prototype of fault tolerant FPGA using 65nm CMOS process
Motoki AMAGASAKI, Takuya KAJIWARA, Kentaro FUJISAWA, Qian ZHAO, Masahiro IIDA, Morihiro KUGA, Toshinori SUEYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We have studied FT-FPGA(Fault-Tolerant Field Programmable Gate Array) architectures and their design framework for IP(Intellectual Property) cores in SoC(System on Chip). Unlike discrete FPGAs, in which the integration scale can be made relatively large, programmable IP cores must correspond to arrays of various sizes. The key features of our architectures are a regular tile structure, spare modules and bypass wires for fault avoidance, and a configuration mechanism for single-cycle reconfiguration. Traditional ASIC(Application Specific Integrate Circuit) tools can also treat FT-FPGA directly in design phase. In this paper, we explore FT-FPGA architecture using two benchmark circuits, and we fabricate prototype chip with TSMC 65nm CMOS standard cell library.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FT-FPGA / IP core / Prototype chip
Paper # RECONF2014-18
Date of Issue

Conference Information
Committee RECONF
Conference Date 2014/9/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Prototype of fault tolerant FPGA using 65nm CMOS process
Sub Title (in English)
Keyword(1) FT-FPGA
Keyword(2) IP core
Keyword(3) Prototype chip
1st Author's Name Motoki AMAGASAKI
1st Author's Affiliation Graduate School of Science and Technology, Kumamoto University()
2nd Author's Name Takuya KAJIWARA
2nd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
3rd Author's Name Kentaro FUJISAWA
3rd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
4th Author's Name Qian ZHAO
4th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
5th Author's Name Masahiro IIDA
5th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
6th Author's Name Morihiro KUGA
6th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
7th Author's Name Toshinori SUEYOSHI
7th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
Date 2014-09-18
Paper # RECONF2014-18
Volume (vol) vol.114
Number (no) 223
Page pp.pp.-
#Pages 6
Date of Issue