Presentation 2014-07-28
An FPGA-based Graph Processing Accelerator with PyCoRAM
Shinya TAKAMAEDA-YAMAZAKI, Tadahiro EDAMOTO, Jun YAO, Yasuhiko NAKASHIMA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In order to improve the programmablity of FPGA-based accelerators with higher performance, we are developing PyCoRAM that abstracts away both on-chip memory (such as BRAM) and off-chip memory (such as DRAM) on an FPGA platform. In this paper, we explore the characteristics of PyCoRAM for complicated applications with irregular memory access patterns. We develop the Dijkstra's algorithm on an FPGA with PyCoRAM, as a typical application consisting irregular memory access patterns. In order to measure the impact of on-chip interconnection systems to execution time, we evaluate the accelerator with several variations of interconnection settings. The evaluation results show that the letency-oriented and narrow shared-bus can achieve about 20% higher performance than the throughput-oriented cross-bar with pipeline registers.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / Graph Processing / Dijkstra's Algorithm / PyCoRAM
Paper # CPSY2014-10
Date of Issue

Conference Information
Committee CPSY
Conference Date 2014/7/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An FPGA-based Graph Processing Accelerator with PyCoRAM
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) Graph Processing
Keyword(3) Dijkstra's Algorithm
Keyword(4) PyCoRAM
1st Author's Name Shinya TAKAMAEDA-YAMAZAKI
1st Author's Affiliation Graduate School of Information Science, Nara Institute of Science and Technology()
2nd Author's Name Tadahiro EDAMOTO
2nd Author's Affiliation Graduate School of Information Science, Nara Institute of Science and Technology
3rd Author's Name Jun YAO
3rd Author's Affiliation Graduate School of Information Science, Nara Institute of Science and Technology
4th Author's Name Yasuhiko NAKASHIMA
4th Author's Affiliation Graduate School of Information Science, Nara Institute of Science and Technology
Date 2014-07-28
Paper # CPSY2014-10
Volume (vol) vol.114
Number (no) 155
Page pp.pp.-
#Pages 6
Date of Issue