| Presentation | 2014-07-11 A distributed asynchronous arbiter for ring segmented bus type GALS systems Yoshiki ODAGIRI, Masaki AKARI, Masafumi KONDO, Tomoyuki YOKOGAWA, Yoichiro SATO, Kazutami ARIMOTO, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A ring segmented bus (RSB) which connects the divided annular bus dynamically has been proposed for GALS systems. However, the scalability of RSB is particularly poor, because a global arbiter (GArb) in RSB is constructed as the centralized type. In this study, we proposed a structure of decentralized GArb having an ability to control the buses. This arbiter can easily perform the addition of Clock Domains (CDs), because it constructed with a celles which is arranged for each of CDs of GALS system. On RSB, it is necessary to derive a shortest data path from two constructible ones. In the arbiter, a path signal can be transmitted in two directions on the annular bus, and the shortest path is calculated by its wire delay. We designed the GArb by petrify which is a tool for synthesis of asynchronous circuit, and confirmed its operation by behavior simulation. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | GALS system / asynchronous circuit / arbiter / bus architecture |
| Paper # | CAS2014-44,VLD2014-53,SIP2014-65,MSS2014-44,SIS2014-44 |
| Date of Issue |
| Conference Information | |
| Committee | MSS |
|---|---|
| Conference Date | 2014/7/2(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Mathematical Systems Science and its applications(MSS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A distributed asynchronous arbiter for ring segmented bus type GALS systems |
| Sub Title (in English) | |
| Keyword(1) | GALS system |
| Keyword(2) | asynchronous circuit |
| Keyword(3) | arbiter |
| Keyword(4) | bus architecture |
| 1st Author's Name | Yoshiki ODAGIRI |
| 1st Author's Affiliation | Graduate School of Computer Science and Systems Engineering, Okayama Prefectural University() |
| 2nd Author's Name | Masaki AKARI |
| 2nd Author's Affiliation | Graduate School of Computer Science and Systems Engineering, Okayama Prefectural University |
| 3rd Author's Name | Masafumi KONDO |
| 3rd Author's Affiliation | Faculty of Health Science and Technology, Kawasaki University of Medical Welfare |
| 4th Author's Name | Tomoyuki YOKOGAWA |
| 4th Author's Affiliation | Faculty of Computer Science and System Engineering, Okayama Prefectural University |
| 5th Author's Name | Yoichiro SATO |
| 5th Author's Affiliation | Faculty of Computer Science and System Engineering, Okayama Prefectural University |
| 6th Author's Name | Kazutami ARIMOTO |
| 6th Author's Affiliation | Faculty of Computer Science and System Engineering, Okayama Prefectural University |
| Date | 2014-07-11 |
| Paper # | CAS2014-44,VLD2014-53,SIP2014-65,MSS2014-44,SIS2014-44 |
| Volume (vol) | vol.114 |
| Number (no) | 125 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |