Presentation 2014-06-12
A Study on Accelerating Image Recognition Processing by HW/SW Cooperative Processing on an FPGA for Automatic Watch System on Navigation
Takeshi OHKAWA, Yohei MATSUMOTO, Daichi UETAKE, Kanemitsu OOTSU, Takashi YOKOTA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Accidents on vessel traffic are mainly caused by human error of deficient watching. It is expected to raise the safety on navigation by computer vision system which recognizes the camera image input. Generally, image recognition consumes computing power and it takes time by software processing. Therefore, there are many researches which aim to accelerate the time consuming task into hardware processing by FPGA (Field Programmable Gate Array). On the other hand, the time for implementation, functional and performance verification is a big problem in designing the circuit on an FPGA. This research proposes a design method of HW/SW hybrid process network in order to raise the design productivity. This paper reports the study of accelerating the image recognition system by parallel and distributed processing based on the proposed design method.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) watch on navigation / image recognition / FPGA / HW/SW co-design / Model Driven Architecture / process network
Paper # RECONF2014-12
Date of Issue

Conference Information
Committee RECONF
Conference Date 2014/6/4(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study on Accelerating Image Recognition Processing by HW/SW Cooperative Processing on an FPGA for Automatic Watch System on Navigation
Sub Title (in English)
Keyword(1) watch on navigation
Keyword(2) image recognition
Keyword(3) FPGA
Keyword(4) HW/SW co-design
Keyword(5) Model Driven Architecture
Keyword(6) process network
1st Author's Name Takeshi OHKAWA
1st Author's Affiliation Graduate School of Engineering, Utsunomiya University()
2nd Author's Name Yohei MATSUMOTO
2nd Author's Affiliation Faculty of Marine Technology, Tokyo University of Marine Science and Technology
3rd Author's Name Daichi UETAKE
3rd Author's Affiliation Graduate School of Engineering, Utsunomiya University
4th Author's Name Kanemitsu OOTSU
4th Author's Affiliation Graduate School of Engineering, Utsunomiya University
5th Author's Name Takashi YOKOTA
5th Author's Affiliation Faculty of Marine Technology, Tokyo University of Marine Science and Technology
Date 2014-06-12
Paper # RECONF2014-12
Volume (vol) vol.114
Number (no) 75
Page pp.pp.-
#Pages 6
Date of Issue