Presentation 2013-11-28
Architecture Evaluation Using the Place-and-Route Tool of a Reconfigurable Device MPLD
Tomoya YAMASHITA, Masato INAGI, Kazuya TANIGAWA, Tetsuo HIRONAKA, Takashi ISHIGURO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we evaluate some logic and interconnection structures for MPLD, which is a basic architecture for reconfigurable logic devices composed of only memory cells and wires between them, by placing and routing benchmark circuits on the structures. The goal of this evaluation is to find good structures for MPLD that can efficiently map larger circuits using smaller chip area. For the experiments, we implemented an architecture-independent placement and routing tool for MPLD by eliminating the architecture-dependent term in the cost function of existing a placement and routing tool for MPLD.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MPLD / PLD / FPGA / architecture / Place-and-Route
Paper # RECONF2013-55
Date of Issue

Conference Information
Committee RECONF
Conference Date 2013/11/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Architecture Evaluation Using the Place-and-Route Tool of a Reconfigurable Device MPLD
Sub Title (in English)
Keyword(1) MPLD
Keyword(2) PLD
Keyword(3) FPGA
Keyword(4) architecture
Keyword(5) Place-and-Route
1st Author's Name Tomoya YAMASHITA
1st Author's Affiliation Graduate School of Information Sciences, Hiroshima City University()
2nd Author's Name Masato INAGI
2nd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
3rd Author's Name Kazuya TANIGAWA
3rd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
4th Author's Name Tetsuo HIRONAKA
4th Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
5th Author's Name Takashi ISHIGURO
5th Author's Affiliation Taiyo Yuden Co.,Ltd
Date 2013-11-28
Paper # RECONF2013-55
Volume (vol) vol.113
Number (no) 325
Page pp.pp.-
#Pages 6
Date of Issue