Presentation 2013-11-27
New Via Programmable Architecture VPEX4 (1) : Development of new logic element for improvement of routability and power consumption
Ryohei Hori, Taku Otani, Tatsuro Hitomi, Syota Ueguchi, Masaya Yosikawa, Takeshi Fujino,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The Non-Recruring Engineering (NRE) cost of LSI is increasing drastically with the advances in LSI process and manufacturing technology. For this problem, we discuss using "Via programmable" technology which is programmed only via layer in photo-mask layer. We previously reported that proposal and evaluation of VPEX3 architecture configured logic function by costuming three via layers. In this paper, VPEX4 architecture is proposed as an improvement of VPEX3. In this result of the improvement, the area utilization of VPEX4 is better than that of VPEX3.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Structured ASIC / Via Programmable / Via Configurable / Exclusive-OR / Middle-volume production
Paper # VLD2013-71,DC2013-37
Date of Issue

Conference Information
Committee DC
Conference Date 2013/11/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) New Via Programmable Architecture VPEX4 (1) : Development of new logic element for improvement of routability and power consumption
Sub Title (in English)
Keyword(1) Structured ASIC
Keyword(2) Via Programmable
Keyword(3) Via Configurable
Keyword(4) Exclusive-OR
Keyword(5) Middle-volume production
1st Author's Name Ryohei Hori
1st Author's Affiliation Graduate school of Science Engineering, Ritsumeikan University()
2nd Author's Name Taku Otani
2nd Author's Affiliation Graduate school of Science Engineering, Ritsumeikan University
3rd Author's Name Tatsuro Hitomi
3rd Author's Affiliation Graduate school of Science Engineering, Ritsumeikan University
4th Author's Name Syota Ueguchi
4th Author's Affiliation Faculty of Science and Engineering, Ritsumeikan University
5th Author's Name Masaya Yosikawa
5th Author's Affiliation Faculty of Science and Engineering, Meijou University
6th Author's Name Takeshi Fujino
6th Author's Affiliation Faculty of Science and Engineering, Ritsumeikan University
Date 2013-11-27
Paper # VLD2013-71,DC2013-37
Volume (vol) vol.113
Number (no) 321
Page pp.pp.-
#Pages 6
Date of Issue