Presentation	2013/11/20 FPGAを対象とした束データ方式による非同期式回路の設計支援ツールセット(設計支援,デザインガイア2013-VLSI設計の新しい大地-) KEITARO TAKIZAWA, HIROSHI SAITO,
PDF Download Page	PDF download Page Link
Abstract(in Japanese)	(See Japanese page)
Abstract(in English)	This paper proposes a design support tool set for asynchronous circuits with bundled-data implementation which are implemented on a field programmable gate array (FPGA). First, the control module which is composed of primitives is proposed considering area and ease of static timing analysis. The control circuit is composed of control modules. Next, the tool set which automates generation of delay elements and design constraints, timing verification, and delay adjustment is proposed. By using the proposed tool set with a commercial FPGA design tool, the design of a bundled-data implementation with a latency constraint on an FPGA becomes easy, In the experients, this paper evaluates the synthesized circuits in terms of area, latency, power consumption, and energy consumption for some benchmarks comparing with the synchronous counterparts. / This paper proposes a design support tool set for asynchronous circuits with bundled-data implementation which are implemented on a field programmable gate array (FPGA). First, the control module which is composed of primitives is proposed considering area and ease of static timing analysis. The control circuit is composed of control modules. Next, the tool set which automates generation of delay elements and design constraints, timing verification, and delay adjustment is proposed. By using the proposed tool set with a commercial FPGA design tool, the design of a bundled-data implementation with a latency constraint on an FPGA becomes easy, In the experients, this paper evaluates the synthesized circuits in terms of area, latency, power consumption, and energy consumption for some benchmarks comparing with the synchronous counterparts.
Keyword(in Japanese)	(See Japanese page)
Keyword(in English)
Paper #	Vol.2013-SLDM-163 No.13
Date of Issue

Conference Information
Committee	DC
Conference Date	2013/11/20(1days)
Place (in Japanese)	(See Japanese page)
Place (in English)
Topics (in Japanese)	(See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To	Dependable Computing (DC)
Language	JPN
Title (in Japanese)	(See Japanese page)
Sub Title (in Japanese)	(See Japanese page)
Title (in English)
Sub Title (in English)
Keyword(1)
1st Author's Name	KEITARO TAKIZAWA
1st Author's Affiliation	()
2nd Author's Name	HIROSHI SAITO
2nd Author's Affiliation
Date	2013/11/20
Paper #	Vol.2013-SLDM-163 No.13
Volume (vol)	vol.113
Number (no)	321
Page	pp.pp.-
#Pages	6
Date of Issue