Presentation 2013/11/20
A Parallel Logic Simulation method based on Multi-core Processor
Wenzhu Dou, Yuya Takeuchi, Masahiko Toyonaga, Michiaki Muraoka,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, the estimation method of software execution time is applied to the logic simulation algorithm to propose an efficient parallel algorithm. This algorithm parallelizes the logic evaluation which is a bottleneck part in the logic simulation algorithm to accelerate the speed of the processing using multi-core processors. The logic cones which have no communication with each other are used to divide the circuit for parallel processing. And, the "Logic cone folding method" is proposed using logic cones to equalize the parallel processing time. The proposed parallel algorithm was evaluated by applying to combinational circuit and sequential circuits, and a prospect that both can be reduced by 30% or more software execution time than before parallelization was obtained.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Multi-core processor / Logic simulation / Logic cone / Parallel processing
Paper # Vol.2013-SLDM-163 No.10
Date of Issue

Conference Information
Committee DC
Conference Date 2013/11/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Parallel Logic Simulation method based on Multi-core Processor
Sub Title (in English)
Keyword(1) Multi-core processor
Keyword(2) Logic simulation
Keyword(3) Logic cone
Keyword(4) Parallel processing
1st Author's Name Wenzhu Dou
1st Author's Affiliation Information Science Division, Graduate School of Science, Kochi University()
2nd Author's Name Yuya Takeuchi
2nd Author's Affiliation Information Science Division, Graduate School of Science, Kochi University
3rd Author's Name Masahiko Toyonaga
3rd Author's Affiliation Information Science Division, Graduate School of Science, Kochi University
4th Author's Name Michiaki Muraoka
4th Author's Affiliation Information Science Division, Graduate School of Science, Kochi University
Date 2013/11/20
Paper # Vol.2013-SLDM-163 No.10
Volume (vol) vol.113
Number (no) 321
Page pp.pp.-
#Pages 6
Date of Issue