Presentation 2014-03-07
DMA Packets Aggregation for Throughput Enhancement of Ethernet-Based I/O Bus
Jun SUZUKI, Yuki HAYASHI, Masaki KAN, Shinya MIYAKAWA, Takashi YOSHIKAWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Ethernet-based I/O bus is extension technology of an I/O bus to an Ethernet by encapsulating a PCI Express (PCIe) packet of an I/O bus to an Ethernet frame. In such systems, because the size of a PCIe packet is generally small, the encapsulation overhead of an individual PCIe packet to an Ethernet frame decreases PCIe bandwidth. We propose a method to enhance the PCIe bandwidth by aggregating multiple PCIe packets and encapsulate them into a single Ethernet frame. The proposed method aggregates packets that reside in a queue at the time of encapsulation, which provides low-latency PCIe bandwidth enhancement with reduced circuit footprint and no parameter configuration. The implemented prototype using an FPGA showed I/O performance was enhanced by up to 41%.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Ethernet / PCI Express / Packet Aggregation / Packet Encapsulation
Paper # NS2013-232
Date of Issue

Conference Information
Committee NS
Conference Date 2014/2/27(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Network Systems(NS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) DMA Packets Aggregation for Throughput Enhancement of Ethernet-Based I/O Bus
Sub Title (in English)
Keyword(1) Ethernet
Keyword(2) PCI Express
Keyword(3) Packet Aggregation
Keyword(4) Packet Encapsulation
1st Author's Name Jun SUZUKI
1st Author's Affiliation Green Platform Research Laboratories, NEC()
2nd Author's Name Yuki HAYASHI
2nd Author's Affiliation Green Platform Research Laboratories, NEC
3rd Author's Name Masaki KAN
3rd Author's Affiliation Green Platform Research Laboratories, NEC
4th Author's Name Shinya MIYAKAWA
4th Author's Affiliation Green Platform Research Laboratories, NEC
5th Author's Name Takashi YOSHIKAWA
5th Author's Affiliation Green Platform Research Laboratories, NEC
Date 2014-03-07
Paper # NS2013-232
Volume (vol) vol.113
Number (no) 472
Page pp.pp.-
#Pages 6
Date of Issue