Presentation 2014-01-21
DTN routing method by using neural network
Daisuke SASAKI, Yoshihiro HAYAKAWA, Shigeo SATO, Koji NAKAJIMA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A Disruption tolerant Network (DTN) is studied as a communicating technique for the time when a network infrastructure was destroyed by disasters. In DTN, mobility node carries data among isolated networks, and they can communicate with each other. In addition, Efficient scheduling of the mobility node is required. However, this scheduling is a kind of optimization problem,and exploration of optimal solutions is difficult to obtain in practical time. On the other hand, the neural network has been proposed as a technique to solve the optimization problem at high speed. In this study,we propose a routing method of a mobility node visiting multiple nodes and report the simulation results.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Higher-order Inverse Function delayed Model / Neural Network / Disruption tolerant Network
Paper # NLP2013-136
Date of Issue

Conference Information
Committee NLP
Conference Date 2014/1/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Nonlinear Problems (NLP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) DTN routing method by using neural network
Sub Title (in English)
Keyword(1) Higher-order Inverse Function delayed Model
Keyword(2) Neural Network
Keyword(3) Disruption tolerant Network
1st Author's Name Daisuke SASAKI
1st Author's Affiliation Laboratoey for Brainware Research Institute of Electrical Communication lab, Tohoku University:Laboratory for Nanoelectronics and Spintronics Research Institute of Electrical Communication lab, Tohoku University()
2nd Author's Name Yoshihiro HAYAKAWA
2nd Author's Affiliation Department of Information Systems, Sendai National College of Technology
3rd Author's Name Shigeo SATO
3rd Author's Affiliation Laboratoey for Brainware Research Institute of Electrical Communication lab, Tohoku University:Laboratory for Nanoelectronics and Spintronics Research Institute of Electrical Communication lab, Tohoku University
4th Author's Name Koji NAKAJIMA
4th Author's Affiliation Laboratoey for Brainware Research Institute of Electrical Communication lab, Tohoku University:Laboratory for Nanoelectronics and Spintronics Research Institute of Electrical Communication lab, Tohoku University
Date 2014-01-21
Paper # NLP2013-136
Volume (vol) vol.113
Number (no) 383
Page pp.pp.-
#Pages 4
Date of Issue