Presentation 2014-01-23
Prototype of Uplink Transceiver for IFDMA-PON System by FPGA Emulation
Kiyoshi ONOHARA, Kenji ISHII, Yuji AKIYAMA, Masaki NODA, Masamichi NOGAMI, Takashi SUGIHARA, Yuki YOSHIDA, Akihiro MARUTA, Takashi MIZUOCHI, Ken-ichi KITAYAMA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We demonstrate a power-efficient coherent interleaved frequency domain multiple access passive optical network (IFDMA-PON) uplink system. A digital signal processing (DSP) circuits for coherent IFDMA based quadrature phase-shift keying (QPSK) signal are implemented on 40 nm field programmable gate arrays (FPGAs). By employing polar-coordinate transformed mapping of the PSK signal, the power consumption of the ONU is reduced to one-tenth compared to conventional OFMDA-PON systems. The 6 Gbps real-time demonstration and 20km single mode fiber transmission of the coherent IFDMA-PON uplink system is performed for the first time.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Digital Signal Processing / Fiber To The Home / Interleaved Frequency Division Multiple Access / Passive Optical Network
Paper # CS2013-100
Date of Issue

Conference Information
Committee OCS
Conference Date 2014/1/16(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Optical Communication Systems (OCS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Prototype of Uplink Transceiver for IFDMA-PON System by FPGA Emulation
Sub Title (in English)
Keyword(1) Digital Signal Processing
Keyword(2) Fiber To The Home
Keyword(3) Interleaved Frequency Division Multiple Access
Keyword(4) Passive Optical Network
1st Author's Name Kiyoshi ONOHARA
1st Author's Affiliation Information Technology R&D Center, Mitsubishi Electric Corporation()
2nd Author's Name Kenji ISHII
2nd Author's Affiliation Information Technology R&D Center, Mitsubishi Electric Corporation
3rd Author's Name Yuji AKIYAMA
3rd Author's Affiliation Information Technology R&D Center, Mitsubishi Electric Corporation
4th Author's Name Masaki NODA
4th Author's Affiliation Information Technology R&D Center, Mitsubishi Electric Corporation
5th Author's Name Masamichi NOGAMI
5th Author's Affiliation Information Technology R&D Center, Mitsubishi Electric Corporation
6th Author's Name Takashi SUGIHARA
6th Author's Affiliation Information Technology R&D Center, Mitsubishi Electric Corporation
7th Author's Name Yuki YOSHIDA
7th Author's Affiliation Department of Electrical, Electronic and Information Eng., Osaka University
8th Author's Name Akihiro MARUTA
8th Author's Affiliation Department of Electrical, Electronic and Information Eng., Osaka University
9th Author's Name Takashi MIZUOCHI
9th Author's Affiliation Information Technology R&D Center, Mitsubishi Electric Corporation
10th Author's Name Ken-ichi KITAYAMA
10th Author's Affiliation Department of Electrical, Electronic and Information Eng., Osaka University
Date 2014-01-23
Paper # CS2013-100
Volume (vol) vol.113
Number (no) 391
Page pp.pp.-
#Pages 6
Date of Issue