Presentation 2013-09-27
CSSAL: Charge Sharing Symmetric Adiabatic Logic : Case Study of Logic Circuit Design and Cryptographic Circuit Design
Yasuhiro TAKAHASHI, Cancio MONTEIRO, Toshikazu SEKINE,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper reports basic circuit structures, design examples and applications of adiabatic logic, called charge sharing symmetric adiabatic logic (CSSAL). Assuming that the proposed circuit is used for cryptographic circuit implementation, the structure is that the internal node capacitances of the proposed CSSAL during the active charge-sharing phase (i.e. logic operating phase) are balanced. As a result, our proposed logic balances the peak current traces for all input logic transitions, and also reduces the peak current using adiabatic principle. To evaluate the usefulness of the proposed CSSAL, a bit-parallel cellular multiplier over GF(2^m) and S-box are manufactured using 0.18μm CMOS process and then are measured.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) adiabatic logic / dual-rail logic / cryptographic circuit / S-box / low power
Paper # CAS2013-49,NLP2013-61
Date of Issue

Conference Information
Committee NLP
Conference Date 2013/9/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Nonlinear Problems (NLP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) CSSAL: Charge Sharing Symmetric Adiabatic Logic : Case Study of Logic Circuit Design and Cryptographic Circuit Design
Sub Title (in English)
Keyword(1) adiabatic logic
Keyword(2) dual-rail logic
Keyword(3) cryptographic circuit
Keyword(4) S-box
Keyword(5) low power
1st Author's Name Yasuhiro TAKAHASHI
1st Author's Affiliation Department of Electrical, Electronic and Computter Engineering, Gifu University()
2nd Author's Name Cancio MONTEIRO
2nd Author's Affiliation Graduate School of of Engineering, Gifu University
3rd Author's Name Toshikazu SEKINE
3rd Author's Affiliation Department of Electrical, Electronic and Computter Engineering, Gifu University
Date 2013-09-27
Paper # CAS2013-49,NLP2013-61
Volume (vol) vol.113
Number (no) 225
Page pp.pp.-
#Pages 5
Date of Issue