| Presentation | 2013-10-07 Set Operating Processor (SOP) : Application for Image recognition Katsumi INOUE, Duc-Hung LE, Masahiro SOWA, Cong-Kha PHAM, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | The Processing burden of information search such as verification and recognition for conventional processor CPU, GPU and DSP is very large. Since birth of Computer the use of technology have been compensated for this weakness in for the current computer and reduce the burden on conventional processor. Today the processing speed of conventional processor has reached its limit, new hardware architecture for implementing fast search more accurately matching and more recognition is essential. From this background the authors propose a memory which stored information and which can find own information itself by own hardware algorithm (Set Operating Processor) .This technology has been able to get the feasibility of practical application for image recognition. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Set operation / Pattern matching / Image recognition / Processor / Bus bottleneck / Content associative memory (CAM) |
| Paper # | VLD2013-53,ICD2013-77,IE2013-53 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2013/9/30(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Set Operating Processor (SOP) : Application for Image recognition |
| Sub Title (in English) | |
| Keyword(1) | Set operation |
| Keyword(2) | Pattern matching |
| Keyword(3) | Image recognition |
| Keyword(4) | Processor |
| Keyword(5) | Bus bottleneck |
| Keyword(6) | Content associative memory (CAM) |
| 1st Author's Name | Katsumi INOUE |
| 1st Author's Affiliation | Advanced Original Technologies Co.,Ltd.() |
| 2nd Author's Name | Duc-Hung LE |
| 2nd Author's Affiliation | The University of Electro-Communications |
| 3rd Author's Name | Masahiro SOWA |
| 3rd Author's Affiliation | The University of Electro-Communications |
| 4th Author's Name | Cong-Kha PHAM |
| 4th Author's Affiliation | The University of Electro-Communications |
| Date | 2013-10-07 |
| Paper # | VLD2013-53,ICD2013-77,IE2013-53 |
| Volume (vol) | vol.113 |
| Number (no) | 236 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |