| Presentation | 2013/8/22 Reactance Engineering Based on Non-Forster Circuits Yasushi HORII, Takuya KANEKO, Shogo TAKAGI, Risa MATSUBARA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Recently, negative impedance converter (NIC) technologies have been strongly focused on due to their capability of producing negative capacitances and negative inductances. Since the reactance slope versus frequency of such elements becomes negative against Foster's reactance theorem, they are called "non-Foster elements". In this report, firstly, recent trends on NIC researches are introduced shortly. After that, circuit parameters of the NIC circuit are optimized for a npn-type bipolar transistor NE85630, and then, negative capacitances, negative inductances, and opposite-signed reactances of a series LC resonant circuit are demonstrated by using the tuned NIC circuits. In addition, a new circuit topology such that a negative capacitance can be produced by using two negative resistances and several passive elements, whose idea was introduced at the conference IEEE AP-S 2013, is also examined to create the negative capacitances. In this study, two circuit simulators, LT-spice and Qcus, are utilized. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Negative Impedance Converters / NIC / Non-Foster elements / Negative Capacitance / Negative Inductance |
| Paper # | A・P2013-66 |
| Date of Issue |
| Conference Information | |
| Committee | AP |
|---|---|
| Conference Date | 2013/8/22(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Antennas and Propagation (A・P) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Reactance Engineering Based on Non-Forster Circuits |
| Sub Title (in English) | |
| Keyword(1) | Negative Impedance Converters |
| Keyword(2) | NIC |
| Keyword(3) | Non-Foster elements |
| Keyword(4) | Negative Capacitance |
| Keyword(5) | Negative Inductance |
| 1st Author's Name | Yasushi HORII |
| 1st Author's Affiliation | Graduate School of Informatics, Kansai University() |
| 2nd Author's Name | Takuya KANEKO |
| 2nd Author's Affiliation | Graduate School of Informatics, Kansai University |
| 3rd Author's Name | Shogo TAKAGI |
| 3rd Author's Affiliation | Graduate School of Informatics, Kansai University |
| 4th Author's Name | Risa MATSUBARA |
| 4th Author's Affiliation | Graduate School of Informatics, Kansai University |
| Date | 2013/8/22 |
| Paper # | A・P2013-66 |
| Volume (vol) | vol.113 |
| Number (no) | 192 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |