Presentation 2013-10-24
Design of an FPGA-Based FDTD Accelerator Using OpenCL
Yasuhiro TAKEI, Muthumala Hasitha WAIDYASOORIYA, Masanori HARIYAMA, Michitaka KAMEYAMA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) High-performance computing systems with dedicated hardware on FPGAs can achieve power efficient computations compared with CPUs and GPUs. However, the hardware design on FPGAs needs more time than the software design on CPUs and GPUs. We designed an FDTD hardware accelerator using the Open CL compiler for FPGA in this paper. Since it is possible to create hardware automatically from the Open CL code by using this compiler, we can implement applications on FPGAs in a short time compared with the design with a hardware description language. According to the result of the implementation of the FDTD accelerator on the FPGA, the processing speed is faster than CPU. Moreover, the power consumption is about one-tenth of GPU.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) OpenCL / FPGA / FDTD method / Hardware accelerator
Paper # EMCJ2013-73,MW2013-113,EST2013-65
Date of Issue

Conference Information
Committee EST
Conference Date 2013/10/17(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Electronic Simulation Technology (EST)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design of an FPGA-Based FDTD Accelerator Using OpenCL
Sub Title (in English)
Keyword(1) OpenCL
Keyword(2) FPGA
Keyword(3) FDTD method
Keyword(4) Hardware accelerator
1st Author's Name Yasuhiro TAKEI
1st Author's Affiliation Graduate School of Information Science,Tohoku University()
2nd Author's Name Muthumala Hasitha WAIDYASOORIYA
2nd Author's Affiliation Graduate School of Information Science,Tohoku University
3rd Author's Name Masanori HARIYAMA
3rd Author's Affiliation Graduate School of Information Science,Tohoku University
4th Author's Name Michitaka KAMEYAMA
4th Author's Affiliation Graduate School of Information Science,Tohoku University
Date 2013-10-24
Paper # EMCJ2013-73,MW2013-113,EST2013-65
Volume (vol) vol.113
Number (no) 261
Page pp.pp.-
#Pages 4
Date of Issue