Presentation 2013-09-19
A study of pipeline execution on PEACH2
Takaaki MIYAJIMA, Takuya KUHARA, Toshihiro HANAWA, David THOMAS, Hideharu AMANO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) PEACH2 (PCI-Express Adaptive Communication Hub 2) is a inter/intra node communication enhancement system for HA-PACS, which is developing by Tsukuba Univ. It enables direct communication among multiple GPUs via PCIe. A cluster which has multiple accelerators like HA-PACS, it's common to explore an effective performance by extracting data-level parallelism within application. However, the required bandwidth is increase with the extent of parallelism, and it become a bottleneck of a parallelization. Task-level parallelism is one of a key technique to enhance effective performance at constant bandwidth, while considering how to manage intermediate data or balance execution time of each task. In this paper, we explore the possibility of task-level parallelization on PEACH2.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) PEACH2 / Task-Level pipelining / Direct Access of GPUs / HA-PACS / TCA
Paper # RECONF2013-33
Date of Issue

Conference Information
Committee RECONF
Conference Date 2013/9/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A study of pipeline execution on PEACH2
Sub Title (in English)
Keyword(1) PEACH2
Keyword(2) Task-Level pipelining
Keyword(3) Direct Access of GPUs
Keyword(4) HA-PACS
Keyword(5) TCA
1st Author's Name Takaaki MIYAJIMA
1st Author's Affiliation Faculty of Science and Technology, Keio University()
2nd Author's Name Takuya KUHARA
2nd Author's Affiliation Faculty of Science and Technology, Keio University
3rd Author's Name Toshihiro HANAWA
3rd Author's Affiliation Division of Information Engineering, Faculty of Engineering, Information and Systems, Univ. of Tsukuba
4th Author's Name David THOMAS
4th Author's Affiliation Department of Electrical and Electronic Engineering, Imperial College London, United Kingdom
5th Author's Name Hideharu AMANO
5th Author's Affiliation Faculty of Science and Technology, Keio University
Date 2013-09-19
Paper # RECONF2013-33
Volume (vol) vol.113
Number (no) 221
Page pp.pp.-
#Pages 6
Date of Issue