| Presentation | 2013-07-18 Evaluation Method for Arbiter PUF on FPGA and Its Vulnerability Takanori MACHIDA, Toshiki NAKASONE, Kazuo SAKIYAMA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Among Physical Unclonable Functions (PUFs), Arbiter PUF is one of the delay-based PUFs that uses signal-delay time differences. In this paper, we revisit an evaluation method for Arbiter PUFs implemented on FPGA. Since the layout for the logic elements called SLICE is fixed as for FPGAs, it is known that balancing a slight delay time is difficult. Therefore, we investigate the influence on Challenge-Response Pairs, which is caused by the limitation of the delay-time balancing. In order to consider the mechanism of delay-time difference, we divide the composition of Arbiter PUF into three parts i.e., (1) an input signal control part, (2) a selector chain part and (3) a response control part. Especially, we show that a deterministic signal-delay difference between two signals in the selector chain has been observed when a specific value is given as a challenge. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Physical Unclonable Function (PUF) / Signal delay / Arbiter PUF / FPGA / Challenge-Response Pairs |
| Paper # | ISEC2013-18,SITE2013-13,ICSS2013-23,EMM2013-20 |
| Date of Issue |
| Conference Information | |
| Committee | ISEC |
|---|---|
| Conference Date | 2013/7/11(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Information Security (ISEC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Evaluation Method for Arbiter PUF on FPGA and Its Vulnerability |
| Sub Title (in English) | |
| Keyword(1) | Physical Unclonable Function (PUF) |
| Keyword(2) | Signal delay |
| Keyword(3) | Arbiter PUF |
| Keyword(4) | FPGA |
| Keyword(5) | Challenge-Response Pairs |
| 1st Author's Name | Takanori MACHIDA |
| 1st Author's Affiliation | Faculty of Informatics and Engineering, UEC() |
| 2nd Author's Name | Toshiki NAKASONE |
| 2nd Author's Affiliation | Graduate Schools of Informatics and Engineering, UEC |
| 3rd Author's Name | Kazuo SAKIYAMA |
| 3rd Author's Affiliation | Graduate Schools of Informatics and Engineering, UEC |
| Date | 2013-07-18 |
| Paper # | ISEC2013-18,SITE2013-13,ICSS2013-23,EMM2013-20 |
| Volume (vol) | vol.113 |
| Number (no) | 135 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |