Presentation 2013-07-11
SOM Based FPGA Placement Method Considering Wire Segment Length
Tetsuro HAMADA, Motoki AMAGASAKI, Masahiro IIDA, Morihiro KUGA, Toshinori SUEYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A placement process is one of the heavily computational process in FPGA(Field Programmable Gate Array) design flow. Although nondeterministic algorithms such as SA(Simulated Annealing) algorithm are successful in solving this problem, they are known to be slow. We have been introduced neural network approach which is a Kohonen SOM(Sefl Organizing feature Maps) to FPGA placement. In this paper, we consider FPGA routing structure as output layer of SOM.Two type FPGA structure, which are multi segment based homogeneous and hierarchical fault tolerant structure, are treated. In this evaluation, though critical path delay of SOM only method are 27% slower than original VPR, execution time is 97% improved on average.By contrast, critical path delay of SOM-SA hybrid method are 5% faster than original VPR, execution time is 27% improved on average.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA placement / Self-Organizing Maps / SOM
Paper # CAS2013-16,VLD2013-26,SIP2013-46,MSS2013-16
Date of Issue

Conference Information
Committee MSS
Conference Date 2013/7/4(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Mathematical Systems Science and its applications(MSS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) SOM Based FPGA Placement Method Considering Wire Segment Length
Sub Title (in English)
Keyword(1) FPGA placement
Keyword(2) Self-Organizing Maps
Keyword(3) SOM
1st Author's Name Tetsuro HAMADA
1st Author's Affiliation Graduate School of Science and Technology, Kumamoto University()
2nd Author's Name Motoki AMAGASAKI
2nd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
3rd Author's Name Masahiro IIDA
3rd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
4th Author's Name Morihiro KUGA
4th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
5th Author's Name Toshinori SUEYOSHI
5th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
Date 2013-07-11
Paper # CAS2013-16,VLD2013-26,SIP2013-46,MSS2013-16
Volume (vol) vol.113
Number (no) 121
Page pp.pp.-
#Pages 6
Date of Issue