Presentation 2013-07-18
The estimation method of power consumption considering traffic characteristics for communications SoCs
Ritsu Kusaba, Hiroyuki Uzawa, Tomoaki Kawamura, Kenji Kawai, Yuki Arikawa, Satoshi Shigematsu,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We proposed a method for estimating the power consumption of communications SoC. The method consists of three steps. The first step is to extract the parameters that influence power consumption as power parameters. The second step is to make a power model as an approximate equation with simulation of power consumption on a few situations. The third step is to calculate power consumption with an approximate equation for each frame. We confirmed that the extracted power parameters influence power consumption in an experimental system. The difference in the calculation accuracy between the proposed method and conventional methods by full logic simulation is within ±5%. Calculation time of the proposed method is 26000 times faster than the conventional ones.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) power consumption / SoC / communication / estimation / power model / low-power design
Paper # MW2013-52,OPE2013-21,EST2013-16,MWP2013-11
Date of Issue

Conference Information
Committee EST
Conference Date 2013/7/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Electronic Simulation Technology (EST)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) The estimation method of power consumption considering traffic characteristics for communications SoCs
Sub Title (in English)
Keyword(1) power consumption
Keyword(2) SoC
Keyword(3) communication
Keyword(4) estimation
Keyword(5) power model
Keyword(6) low-power design
1st Author's Name Ritsu Kusaba
1st Author's Affiliation NTT Microsystem Integration Laboratories()
2nd Author's Name Hiroyuki Uzawa
2nd Author's Affiliation NTT Microsystem Integration Laboratories
3rd Author's Name Tomoaki Kawamura
3rd Author's Affiliation NTT Microsystem Integration Laboratories
4th Author's Name Kenji Kawai
4th Author's Affiliation NTT Microsystem Integration Laboratories
5th Author's Name Yuki Arikawa
5th Author's Affiliation NTT Microsystem Integration Laboratories
6th Author's Name Satoshi Shigematsu
6th Author's Affiliation NTT Microsystem Integration Laboratories
Date 2013-07-18
Paper # MW2013-52,OPE2013-21,EST2013-16,MWP2013-11
Volume (vol) vol.113
Number (no) 143
Page pp.pp.-
#Pages 6
Date of Issue