| Presentation | 2013-05-21 A defect-robust FPGA-IP core architecture Motoki AMAGASAKI, Kazuki INOUE, Qian ZHAO, Masahiro IIDA, Morihiro KUGA, Toshinori SUEYOSHI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In this paper, we propose fault-tolerant FPGA -IP cores for system LSI. Unlike discrete FPGAs, in which the integration scale can be made relatively large, programmable IP cores must correspond to arrays of various sizes. The key features of our architectures are regular tile structure, spare modules and bypass wires for fault avoidance, and configuration mechanism for single-cycle reconfiguration. We also develop routing tools, namely Easy Router for proposed architecture. This tool can handle various array sizes corresponding to developed programmable IP cores. In this evaluation, we compared the performances of conventional FPGA and the proposed fault-tolerant FPGA architectures. On average, our architectures have less than 2.2 times the area and 1.3 times the delay compared with conventional FPGA architectures. At the same time, conventional FPGAs cannot tolerate faults, whereas our architectures perform with a 90% success rate in fault avoidance for a ratio of faulty tiles of 1%. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | FPGA-IP core |
| Paper # | RECONF2013-13 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2013/5/13(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A defect-robust FPGA-IP core architecture |
| Sub Title (in English) | |
| Keyword(1) | FPGA-IP core |
| 1st Author's Name | Motoki AMAGASAKI |
| 1st Author's Affiliation | Graduate School of Science and Technology, Kumamoto University() |
| 2nd Author's Name | Kazuki INOUE |
| 2nd Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 3rd Author's Name | Qian ZHAO |
| 3rd Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 4th Author's Name | Masahiro IIDA |
| 4th Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 5th Author's Name | Morihiro KUGA |
| 5th Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 6th Author's Name | Toshinori SUEYOSHI |
| 6th Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| Date | 2013-05-21 |
| Paper # | RECONF2013-13 |
| Volume (vol) | vol.113 |
| Number (no) | 52 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |