Presentation 2013-04-26
An Approach to Highly Reliable Scheme for a Digital Power Control
Kenta IMAI, Aromhack SAYSANASONGKHAM, Masayuki ARAI, Satoshi FUKUMOTO, Keiji WADA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recently, a microcomputer and a FPGA are apt to be used for control of the power conversion circuits because of easily changing parameters, and flexibly controlling by software. On the other hand, the control circuits are getting extremely close to the high current main circuit. Thus the electro-magnetic radiation generated nearby the high current pulse may affect the control circuit as transient faults. In this study, we focus on transient noise caused by switching DC-DC converter and propose the dependable digital power control circuit by FPGA. The basic idea is based on keeping the sampling times as far away from switching times as possible to avoiding the effects of transient noise. A control circuit applying the proposed method is designed and its effectiveness is shown by simulations.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Digital Control Circuit / FPGA / Highly Reliable Techniques / DC-DC Converter
Paper # CPSY2013-1,DC2013-1
Date of Issue

Conference Information
Committee DC
Conference Date 2013/4/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Approach to Highly Reliable Scheme for a Digital Power Control
Sub Title (in English)
Keyword(1) Digital Control Circuit
Keyword(2) FPGA
Keyword(3) Highly Reliable Techniques
Keyword(4) DC-DC Converter
1st Author's Name Kenta IMAI
1st Author's Affiliation Graduate School of System Design, Tokyo Metropolitan University()
2nd Author's Name Aromhack SAYSANASONGKHAM
2nd Author's Affiliation Graduate School of System Design, Tokyo Metropolitan University
3rd Author's Name Masayuki ARAI
3rd Author's Affiliation Faculty of System Design, Tokyo Metropolitan University
4th Author's Name Satoshi FUKUMOTO
4th Author's Affiliation Faculty of System Design, Tokyo Metropolitan University
5th Author's Name Keiji WADA
5th Author's Affiliation School of Science and Engineering, Faculty of Urban Liberal Arts, Tokyo Metropolitan University
Date 2013-04-26
Paper # CPSY2013-1,DC2013-1
Volume (vol) vol.113
Number (no) 22
Page pp.pp.-
#Pages 6
Date of Issue