Presentation | 2013-01-17 The Method for Automation of Design Verification using UML Diagram Daiki KANOU, Naohiko SHIMIZU, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | We develop the method for hardware design using UML diagram, in order to develop the hardware efficiently. We propose the method of automating design verification. We are developing the design verification tool In our method, first, we express "hardware", "test bench", and "constraint condition" of hardware using UML diagram Next, our design verification tool verified hardware using "simulation result" and "constraint condition". |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | UML diagram / Hardware Design / Design Verification |
Paper # | VLD2012-131,CPSY2012-80,RECONF2012-85 |
Date of Issue |
Conference Information | |
Committee | RECONF |
---|---|
Conference Date | 2013/1/9(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Reconfigurable Systems (RECONF) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | The Method for Automation of Design Verification using UML Diagram |
Sub Title (in English) | |
Keyword(1) | UML diagram |
Keyword(2) | Hardware Design |
Keyword(3) | Design Verification |
1st Author's Name | Daiki KANOU |
1st Author's Affiliation | Tokai University() |
2nd Author's Name | Naohiko SHIMIZU |
2nd Author's Affiliation | Tokai University:IP ARCH, Inc |
Date | 2013-01-17 |
Paper # | VLD2012-131,CPSY2012-80,RECONF2012-85 |
Volume (vol) | vol.112 |
Number (no) | 377 |
Page | pp.pp.- |
#Pages | 6 |
Date of Issue |