Presentation 2013-01-17
Design and Implementation of Prioritized On-chip Network with Priority Inversion Avoidance
Takumi ISHIDA, Daiki YAMAZAKI, Masakazu TANIGUCHI, Kazutoshi SUITOU, Hiroki MATSUTANI, Nobuyuki YAMASAKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Network-on-Chip (NoC) is expected to be used for the next-generation interconnection between many processing cores due to a high scalability compared to conventional buses. To satisfy QoS and real-time constraints required for many-core processors, priority-aware NoCs have been studied recently However, adding priority control for NoCs introduces priority inversion problems, in which a high priority packet is blocked by a low priority packet. In this paper, we introduce a counter to each router physical channel to detect the priority inversions. We also introduce a priority-inheritance mechanism to resolve them. The evaluation results show that the priority inversions are significantly reduced.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) On-chip networks / Network-on-Chip (NoC)
Paper # VLD2012-124,CPSY2012-73,RECONF2012-78
Date of Issue

Conference Information
Committee RECONF
Conference Date 2013/1/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design and Implementation of Prioritized On-chip Network with Priority Inversion Avoidance
Sub Title (in English)
Keyword(1) On-chip networks
Keyword(2) Network-on-Chip (NoC)
1st Author's Name Takumi ISHIDA
1st Author's Affiliation Faculty of Science and Technology, Keio University()
2nd Author's Name Daiki YAMAZAKI
2nd Author's Affiliation Graduate School of Science and Technology, Keio University
3rd Author's Name Masakazu TANIGUCHI
3rd Author's Affiliation Graduate School of Science and Technology, Keio University
4th Author's Name Kazutoshi SUITOU
4th Author's Affiliation Graduate School of Science and Technology, Keio University
5th Author's Name Hiroki MATSUTANI
5th Author's Affiliation Graduate School of Science and Technology, Keio University
6th Author's Name Nobuyuki YAMASAKI
6th Author's Affiliation Graduate School of Science and Technology, Keio University
Date 2013-01-17
Paper # VLD2012-124,CPSY2012-73,RECONF2012-78
Volume (vol) vol.112
Number (no) 377
Page pp.pp.-
#Pages 6
Date of Issue