Presentation 2013-01-16
Challenges and Opportunities for Normally-Off Computing
Hiroshi NAKAMURA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) It is indispensable for our modern society to reduce power consumption of computer systems. "Normally-Off' is believed as one of the most promising ways to achieve this goal, which aggressively powers off components of computer systems when they need not to operate. This idea is based on the observation that all the components need not work all the time during computation. States of systems should be kept to work correctly even they are powered off. However, chances for power reduction cannot not be fully utilized because volatile memories such as SRAM, and DRAM lose data when power is turned off. Recently, new memory devices, called Non-Volatile Memory (NVM), including MRAM, FeRAM, and PRAM, have appeared. High attention has been paid to Normally-Off Computing using these NVMs. One of the problems is that NVMs consumes larger energy than volatile memories when accessed. Thus, power is not necessarily reduced by simply replacing volatile memories with NVMs In this talk, its expectation and challenges are addressed with brief introduction of the NEDO project started in 2011.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Low Power Consumption / Non-Volatile Memory / Power Management Granularity / Memory Hierarchy
Paper # VLD2012-113,CPSY2012-62,RECONF2012-67
Date of Issue

Conference Information
Committee RECONF
Conference Date 2013/1/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Challenges and Opportunities for Normally-Off Computing
Sub Title (in English)
Keyword(1) Low Power Consumption
Keyword(2) Non-Volatile Memory
Keyword(3) Power Management Granularity
Keyword(4) Memory Hierarchy
1st Author's Name Hiroshi NAKAMURA
1st Author's Affiliation Graduate School of Information Science and Technology, The University of Tokyo()
Date 2013-01-16
Paper # VLD2012-113,CPSY2012-62,RECONF2012-67
Volume (vol) vol.112
Number (no) 377
Page pp.pp.-
#Pages 35
Date of Issue