| Presentation | 2013-01-24 Hardware Implementation of the Inhibitory Connected Pulse Coupled Neural Network using FPGA Masahiro YOSHIHARA, Soichiro IKUNO, Hiroaki KUROKAWA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Image segmentation is one of an image processing. Image segmentation is used object recognition and object detection. Pulse Coupled Neural Network have been utilized for an image segmentation. Image segmentation using PCNN have been studied to object recognition and object detection systems. PCNN had studied to hardware implementation using FPGA so that PCNN is expected to applied embedded systems for object recognition and object detection. Many embedded systems using color image segmentation have been proposed. However, image segmentation using PCNN uses gray scale images. Inhibitory Connected-Pulse Coupled Neural Network(IC-PCNN) has been proposed as an extension of the PCNN model corresponding to the color image processing. Therefore, in this study, We implemented IC-PCNN as an hardware using FPGA. We evaluated to implemented IC-PCNN. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | image segmentation / inhibitory connected pulse coupled neural network / FPGA |
| Paper # | NLP2012-120,NC2012-110 |
| Date of Issue |
| Conference Information | |
| Committee | NLP |
|---|---|
| Conference Date | 2013/1/17(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Nonlinear Problems (NLP) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Hardware Implementation of the Inhibitory Connected Pulse Coupled Neural Network using FPGA |
| Sub Title (in English) | |
| Keyword(1) | image segmentation |
| Keyword(2) | inhibitory connected pulse coupled neural network |
| Keyword(3) | FPGA |
| 1st Author's Name | Masahiro YOSHIHARA |
| 1st Author's Affiliation | School of Computer Science, Tokyo University of Technology() |
| 2nd Author's Name | Soichiro IKUNO |
| 2nd Author's Affiliation | School of Computer Science, Tokyo University of Technology |
| 3rd Author's Name | Hiroaki KUROKAWA |
| 3rd Author's Affiliation | School of Computer Science, Tokyo University of Technology |
| Date | 2013-01-24 |
| Paper # | NLP2012-120,NC2012-110 |
| Volume (vol) | vol.112 |
| Number (no) | 389 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |