Presentation 2013/3/6
Threading Method for Polyhedral Optimization in High Level Synthesis
AKIHIRO SUDA, HIDEKI TAKASE, KAZUYOSHI TAKAGI, NAOFUMI TAKAGI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In the field of high level synthesis, there has been an issue on automatic extraction of parallelism. Recently, automatic parallelization methods called Polyhedral Optimization are attracting attention in the field of software compilation. Polyhedral Optimization splits the iteration space of nested loops into tiles by analyzing the dependencies with linear algebra computations. In this research, we propose a method to design parallelized circuits automatically by applying PLUTO, that is the representative Polyhedral Optimization algorithm, to high level synthesis. First, we propose a method to convert descriptions obtained from PLUTO for high level synthesis by assigning multiple logical threads to a physical thread. Furthermore, we propose a method to exploit bandwidth of RAM effectively by optimizing access to RAM considering dependencies.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) High Level Synthesis / Polyhedral Optimization / OpenMP / Threading / Nested Loop Parallelization
Paper # Vol.2013-SLDM-160 No.21,Vol.2013-EMB-28 No.21
Date of Issue

Conference Information
Committee CPSY
Conference Date 2013/3/6(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Threading Method for Polyhedral Optimization in High Level Synthesis
Sub Title (in English)
Keyword(1) High Level Synthesis
Keyword(2) Polyhedral Optimization
Keyword(3) OpenMP
Keyword(4) Threading
Keyword(5) Nested Loop Parallelization
1st Author's Name AKIHIRO SUDA
1st Author's Affiliation Graduate School of Informatics, Kyoto University()
2nd Author's Name HIDEKI TAKASE
2nd Author's Affiliation Graduate School of Informatics, Kyoto University
3rd Author's Name KAZUYOSHI TAKAGI
3rd Author's Affiliation Graduate School of Informatics, Kyoto University
4th Author's Name NAOFUMI TAKAGI
4th Author's Affiliation Graduate School of Informatics, Kyoto University
Date 2013/3/6
Paper # Vol.2013-SLDM-160 No.21,Vol.2013-EMB-28 No.21
Volume (vol) vol.112
Number (no) 481
Page pp.pp.-
#Pages 6
Date of Issue