Presentation 2013-03-14
Multiplier with concurrent error detection by particial duplication
Kazushi AKIMOTO, Nobutaka KITO, Naofumi TAKAGI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We propose a multiplier with concurrent error detection, which can detect the error more than the designated numerical value. The multiplier has two multipliers, original one and partial duplicated one for checking. These outputs are compared for error detection. The partial duplicated multiplier calculates only most significant bits in product and has small area overhead. The proposed structure is suitable for floating point multiplication whose significand's msb is always one, because the proposed multiplier detects worse error. Thus, we show single precision floating point multiplication as an application, and evaluated it. As a result, area overhead is 52% of the original circuit when it compares only 16 bits on significand's 24 bits. This is half area overhead of duplication multiplier's one.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) concurrent error detection / soft error / particial duplication / multiplier / floating point multiplier
Paper # CPSY2012-99,DC2012-105
Date of Issue

Conference Information
Committee DC
Conference Date 2013/3/6(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Multiplier with concurrent error detection by particial duplication
Sub Title (in English)
Keyword(1) concurrent error detection
Keyword(2) soft error
Keyword(3) particial duplication
Keyword(4) multiplier
Keyword(5) floating point multiplier
1st Author's Name Kazushi AKIMOTO
1st Author's Affiliation Graduate School of Informatics, Kyoto University()
2nd Author's Name Nobutaka KITO
2nd Author's Affiliation School of Information Science and Technology, Chukyo University
3rd Author's Name Naofumi TAKAGI
3rd Author's Affiliation Graduate School of Informatics, Kyoto University
Date 2013-03-14
Paper # CPSY2012-99,DC2012-105
Volume (vol) vol.112
Number (no) 482
Page pp.pp.-
#Pages 5
Date of Issue