| Presentation | 2012-09-19 Gray-level image detection of a dynamically reconfigurable vision-chip architecture Yuki KAMIKUBO, Minoru WATANABE, Shoji KAWAHITO, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Recently, for use in autonomous vehicles and robots, demand has been increasing for high-speed image recognition that is superior to that of the human eye. However, to recognize numerous images quickly, such system requires many template images to be read out dynamically from memory. They must then be sent to a processor quickly. However, realizing such high-speed real-time image recognition operation is difficult because of the bottleneck of transfer speed between the memory and the processor. Therefore, to improve the bottleneck, a dynamically reconfigurable vision architecture that can recognize binarized images has been presented.however, to date, dynamically reconfigurable vision architecture that can recognize gray-level images has never been presented. Therefore, this paper presents an experimentation related to a more advanced dynamically reconfigurable vision architecture that can recognize 4-gradation gray-level images. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Field Programmable Gate Arrays / Dynamic reconfigurable devices / Vision chips. |
| Paper # | RECONF2012-38 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2012/9/11(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Gray-level image detection of a dynamically reconfigurable vision-chip architecture |
| Sub Title (in English) | |
| Keyword(1) | Field Programmable Gate Arrays |
| Keyword(2) | Dynamic reconfigurable devices |
| Keyword(3) | Vision chips. |
| 1st Author's Name | Yuki KAMIKUBO |
| 1st Author's Affiliation | Faculty of Engineering Shizuoka University() |
| 2nd Author's Name | Minoru WATANABE |
| 2nd Author's Affiliation | Faculty of Engineering Shizuoka University |
| 3rd Author's Name | Shoji KAWAHITO |
| 3rd Author's Affiliation | Research Institute of Electronics Shizuoka University |
| Date | 2012-09-19 |
| Paper # | RECONF2012-38 |
| Volume (vol) | vol.112 |
| Number (no) | 203 |
| Page | pp.pp.- |
| #Pages | 4 |
| Date of Issue | |