Presentation 2012-09-18
Study of "fine-grain dynamic partial reconfiguration mechanism" on FPGA
Kunihiro UEDA, Naoki KAWAMOTO, Keisuke DOHI, Yuichiro SHIBATA, Kiyoshi OGURI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Dynamic and partial reconfiguration (DRP) on SRAM-based FPGAs has received increasing attention, since Xil-inx Inc. started official support for design with DRP in 2010. However, in this design flow, every FPGA bit stream used for DRP must be generated in advance using an EDA tool In this paper, aiming at enabling a more flexible DRP framework, we investigate a DRP reconfiguration in which the FPGA itself generates bit streams for reconfiguration on the fly, mainly target-ing on LUT-based fine-grained reconfiguration. The proposed method is evaluated from the viewpoints of power consumption and configuration time.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / dynamic partial reconnguration / power consumption
Paper # RECONF2012-34
Date of Issue

Conference Information
Committee RECONF
Conference Date 2012/9/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Study of "fine-grain dynamic partial reconfiguration mechanism" on FPGA
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) dynamic partial reconnguration
Keyword(3) power consumption
1st Author's Name Kunihiro UEDA
1st Author's Affiliation Department of Computer and Information SciencesGraduate School of Engineering Nagasaki University()
2nd Author's Name Naoki KAWAMOTO
2nd Author's Affiliation Department of Computer and Information SciencesGraduate School of Engineering Nagasaki University
3rd Author's Name Keisuke DOHI
3rd Author's Affiliation Department of Computer and Information SciencesGraduate School of Engineering Nagasaki University
4th Author's Name Yuichiro SHIBATA
4th Author's Affiliation Department of Computer and Information SciencesGraduate School of Engineering Nagasaki University
5th Author's Name Kiyoshi OGURI
5th Author's Affiliation Department of Computer and Information SciencesGraduate School of Engineering Nagasaki University
Date 2012-09-18
Paper # RECONF2012-34
Volume (vol) vol.112
Number (no) 203
Page pp.pp.-
#Pages 6
Date of Issue