| Presentation | 2012-12-06 Performance of Parallel Control Circuit for Benes Networks with Optimized VHDL Description Hiedya Ichimura, Nobuhiro Sato, Yousuke Kato, Hitoshi Obara, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | As Internet traffic is skyrocketing, high-performance routers are compelled to scale both their switch size and link speed. The crossbar switch (XBS) has been used in conventional high-performance router, because it allows routers to switch multiple packets in parallel, while its switch control is fairly simple and fast. However, the number of switching elements in XBSs increases as N2, where N is the switch size, and it becomes formidable to implement large-size XBSs. In contrast, Benes switches have a smaller number of switch elements than XBSs, but they require complex switch control to make switching time longer. The aim our study is to realize a fast switch control circuit for Benes switch using parallel control algorithm. Although a prototype of it has been demonstrated in our preliminary work, it suffers from a low operation speed. In this report, we provide a new design of FPGA-based fast parallel switch control circuit. We show through experiments that the new design improved its operation speed by up to 25% |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Benes switch / High performance router / Switch control / Parallel processing / FPGA |
| Paper # | CS2012-81,IE2012-95 |
| Date of Issue |
| Conference Information | |
| Committee | IE |
|---|---|
| Conference Date | 2012/11/29(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Image Engineering (IE) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Performance of Parallel Control Circuit for Benes Networks with Optimized VHDL Description |
| Sub Title (in English) | |
| Keyword(1) | Benes switch |
| Keyword(2) | High performance router |
| Keyword(3) | Switch control |
| Keyword(4) | Parallel processing |
| Keyword(5) | FPGA |
| 1st Author's Name | Hiedya Ichimura |
| 1st Author's Affiliation | Graduate School of Engineering and Resource Science Akita University() |
| 2nd Author's Name | Nobuhiro Sato |
| 2nd Author's Affiliation | Graduate School of Engineering and Resource Science Akita University |
| 3rd Author's Name | Yousuke Kato |
| 3rd Author's Affiliation | Graduate School of Engineering and Resource Science Akita University |
| 4th Author's Name | Hitoshi Obara |
| 4th Author's Affiliation | Graduate School of Engineering and Resource Science Akita University |
| Date | 2012-12-06 |
| Paper # | CS2012-81,IE2012-95 |
| Volume (vol) | vol.112 |
| Number (no) | 335 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |