Presentation 2012-12-14
Safety Estimates of Cryptographic Modules against On-Board Side-Channel Attacks by Use of EMC Macro-Model
Kengo IOKIBE, Tetsuo AMANO, Kaoru OKAMOTO, Yoshitaka TOYOTA, Tetsushi WATANABE,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this study, EMC-macro modeling was examined to develop a method to evaluate cryptographic systems before fabrication. A EMC-macro model of a cryptographic FPGA in which an AES algorithm had been implemented was determined from experimental measurements under the initial configuration of a power distribution network (PDN) of FPGA. The model was implemented into a commercial analog circuit simulator and side-channel traces due to the SSN current was estimated under three different PDN configurations under which a decoupling circuit was inserted into the PDN as a countermeasure. Estimated side-channel traces were analyzed statistically by the correlation power analysis (CPA) method to obtain correlation values, a major security index of AES. Variation of the correlation values with changes in decoupling configuration agreed with the corresponding experimental results. This means that security of cryptographic devices against side-channel attacks can be evaluated by using the equivalent circuit model before fabrication.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Electromagnetic Compatibility / Cryptography / Security / Integrated Circuit
Paper # EMCJ2012-99
Date of Issue

Conference Information
Committee EMCJ
Conference Date 2012/12/7(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Electromagnetic Compatibility (EMCJ)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Safety Estimates of Cryptographic Modules against On-Board Side-Channel Attacks by Use of EMC Macro-Model
Sub Title (in English)
Keyword(1) Electromagnetic Compatibility
Keyword(2) Cryptography
Keyword(3) Security
Keyword(4) Integrated Circuit
1st Author's Name Kengo IOKIBE
1st Author's Affiliation Okayama University()
2nd Author's Name Tetsuo AMANO
2nd Author's Affiliation Okayama University
3rd Author's Name Kaoru OKAMOTO
3rd Author's Affiliation Okayama University
4th Author's Name Yoshitaka TOYOTA
4th Author's Affiliation Okayama University
5th Author's Name Tetsushi WATANABE
5th Author's Affiliation Industrial Technology Center of Okayama Prefecture
Date 2012-12-14
Paper # EMCJ2012-99
Volume (vol) vol.112
Number (no) 361
Page pp.pp.-
#Pages 8
Date of Issue