Presentation 2012-11-28
A Basic Study of FPGA Routing Architecture Based on Scale Free Network
Satoshi HAYAMA, Motoki AMAGASAKI, Masahiro IIDA, Morihiro KUGA, Toshinori SUEYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) FPGA (Fiele Programmable Gate Array) has many routing resources in order to provide the flexibility. These routing resources have a big impact to the peformance of FPGA. Nowadays, the problem of routing congestion has become severe because of increasing of circuit size. The routing congestion causes competitive of signals and routing detours which degrade the peformance of FPGA. In this paper, we examined the cause of routing congestion based on scale free network. We also proposed an architecture which has other networks for high fanout nets. As a pre-analysis, we eliminated high fanout nets from original netlists. We show that the total routing wire length decrease 33.8% on averege and the minimum channel width decrease 23.6% on average.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / routing architecture / scale-free network / power law / routing congestion
Paper # RECONF2012-50
Date of Issue

Conference Information
Committee RECONF
Conference Date 2012/11/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Basic Study of FPGA Routing Architecture Based on Scale Free Network
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) routing architecture
Keyword(3) scale-free network
Keyword(4) power law
Keyword(5) routing congestion
1st Author's Name Satoshi HAYAMA
1st Author's Affiliation Graduate School of Science and Technology, Kumamoto University()
2nd Author's Name Motoki AMAGASAKI
2nd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
3rd Author's Name Masahiro IIDA
3rd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
4th Author's Name Morihiro KUGA
4th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
5th Author's Name Toshinori SUEYOSHI
5th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
Date 2012-11-28
Paper # RECONF2012-50
Volume (vol) vol.112
Number (no) 325
Page pp.pp.-
#Pages 6
Date of Issue