Presentation 2012-11-28
Energy Measurement and Analysis of ProcessingElement for Ultra Low Voltage
Sachio ANZAI, Masaru KUDO, Yuya OHTA, Kazuki OHTA, Kimiyoshi USAMI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The ALU of the ProcessingElement at 65nm process was operated by the ultra-low voltage, and delay time and survey of power consumption were performed. The minimum operating voltage of each arithmetic circuit was 0.18V when chip temperature was 25℃ and 45℃, 0.19V at 65℃, and in the adder and the logic operation circuit, 0.19V, and 0.20V in the multiplication circuit and the shift arithmetic circuit at 85℃. Moreover, the voltage from which the consumption energy in 25℃ serves as the minimum was 0.32V in the summing circuit and the logic operation circuit, was 0.34V in the multiplication circuit. and was 0.30V in the shift arithmetic circuit. As for each computing unit, the voltage from which energy serves as the minimum in connection with temperature rising also became high.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) ProcessingElement / Ultra Low Voltage / Low Power Technique
Paper # VLD2012-99,DC2012-65
Date of Issue

Conference Information
Committee DC
Conference Date 2012/11/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Energy Measurement and Analysis of ProcessingElement for Ultra Low Voltage
Sub Title (in English)
Keyword(1) ProcessingElement
Keyword(2) Ultra Low Voltage
Keyword(3) Low Power Technique
1st Author's Name Sachio ANZAI
1st Author's Affiliation Graduate School of Science and Technology, Shibaura Institute of Technology()
2nd Author's Name Masaru KUDO
2nd Author's Affiliation Graduate School of Science and Technology, Shibaura Institute of Technology
3rd Author's Name Yuya OHTA
3rd Author's Affiliation Graduate School of Science and Technology, Shibaura Institute of Technology
4th Author's Name Kazuki OHTA
4th Author's Affiliation Department of Information Science and Engineering, Shibaura Institute of Technology
5th Author's Name Kimiyoshi USAMI
5th Author's Affiliation Department of Information Science and Engineering, Shibaura Institute of Technology
Date 2012-11-28
Paper # VLD2012-99,DC2012-65
Volume (vol) vol.112
Number (no) 321
Page pp.pp.-
#Pages 6
Date of Issue