Presentation 2012-11-27
An ILP Formulation of Placement and Routing for PLDs
Hiroki NISHIYAMA, Masato INAGI, Shin'ichi WAKABAYASHI, Shinobu NAGAYAMA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we formulate the simultaneous technology mapping, placement and routing problem for programmable logic devices (PLDs) as an integer liner programming (ILP) problem, and obtain the exact optimal solutions using an ILP solver. Each of technology mapping, placement and routing for PLDs (e.g., FPGA) usually employs a heuristic method to obtain a good solution within a practical time, and a lot of heuristic methods have been being studied. However, there is no guarantee that they find a good solution. Furthermore, division of circuit design process affects the quality of the final solution. Thus, it is expected that exact optimal solutions of circuit design help the development of a heuristic method. Experimental results showed that exact optimal solutions can be obtained for small circuits.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) PLD / FPGA / technology mapping / placement and routing / exact optimal solution / ILP
Paper # VLD2012-75,DC2012-41
Date of Issue

Conference Information
Committee DC
Conference Date 2012/11/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An ILP Formulation of Placement and Routing for PLDs
Sub Title (in English)
Keyword(1) PLD
Keyword(2) FPGA
Keyword(3) technology mapping
Keyword(4) placement and routing
Keyword(5) exact optimal solution
Keyword(6) ILP
1st Author's Name Hiroki NISHIYAMA
1st Author's Affiliation Graduate School of Information Sciences, Hiroshima City University()
2nd Author's Name Masato INAGI
2nd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
3rd Author's Name Shin'ichi WAKABAYASHI
3rd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
4th Author's Name Shinobu NAGAYAMA
4th Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
Date 2012-11-27
Paper # VLD2012-75,DC2012-41
Volume (vol) vol.112
Number (no) 321
Page pp.pp.-
#Pages 6
Date of Issue