| Presentation | 2012-10-25 Investigation of Hardware Acceleration for the One-Dimensional LOD-FDTD Method Using GPGPU Hiroki OGATA, Yukihisa SUZUKI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Finite-difference time-domain (FDTD) method has been commonly used in the electromagnetic field analysis problems. However the time step is limited by the Courant-Friedrichs-Lewy (CFL) condition because of the nature of explicit scheme. To enhance the calculation speed by relaxing this restriction, locally one-dimensional (LOD) FDTD method has been proposed as an implicit scheme which is unconditionally stable to any time-step. Recently, the concept of general purpose computing on a graphics processing unit (GPGPU) was introduced to achieve high performance computing as one of the methods of hardware acceleration. The computation with GPU has advantage in parallel computing over the CPU computation, because it has extremely many core processors. In this study, the combination of the implicit method of LOD-FDTD and GPU acceleration is proposed as a preliminary investigation. In the 1D-LOD-FDTD code, classical Jacobi method is employed as a solver for simultaneous linear equations which appear in the implicit process part. The performance between CPU code and GPU code are compared. Consequently, calculation speed with GPU is 16 times faster than that with CPU. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | LOD-FDTD / GPGPU / Jacobi method / acceleration / computational electromagnetic field analysis |
| Paper # | EMCJ2012-63,EST2012-47 |
| Date of Issue |
| Conference Information | |
| Committee | EST |
|---|---|
| Conference Date | 2012/10/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Electronic Simulation Technology (EST) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Investigation of Hardware Acceleration for the One-Dimensional LOD-FDTD Method Using GPGPU |
| Sub Title (in English) | |
| Keyword(1) | LOD-FDTD |
| Keyword(2) | GPGPU |
| Keyword(3) | Jacobi method |
| Keyword(4) | acceleration |
| Keyword(5) | computational electromagnetic field analysis |
| 1st Author's Name | Hiroki OGATA |
| 1st Author's Affiliation | Tokyo Metropolitan University() |
| 2nd Author's Name | Yukihisa SUZUKI |
| 2nd Author's Affiliation | Tokyo Metropolitan University |
| Date | 2012-10-25 |
| Paper # | EMCJ2012-63,EST2012-47 |
| Volume (vol) | vol.112 |
| Number (no) | 257 |
| Page | pp.pp.- |
| #Pages | 5 |
| Date of Issue | |