Presentation 2012-10-19
Accelerator Architecture for Multi Scale Filter Operation
Shinya UENO, ERIC Gauthier LOVIC, Koji INOUE, Kazuaki MURAKAMI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Image recognition processing includes a number of filter operations which dominate the total execution time. Exploiting ALU array to accelerate the filter operations is one of the most promising approaches to achieve such energy-efficient executions. However, it is difficult for conventional ALU array accelerator to achieve high-performance and low-energy for multi-scale filter operations. To tackle this issule this paper proposes DSP (Data Stream Processing) tile accelerator for multi scale filter operations. Tile accelerator has many DSP tiles which can execute a small size of filter efficiently. Each DSP tile is connected with three-dimensionally implemented scratch-pad memories via TSVs.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Accelerator / Reconfigurable-Processor / Image Recognition
Paper # VLD2012-51,SIP2012-73,ICD2012-68,IE2012-75
Date of Issue

Conference Information
Committee SIP
Conference Date 2012/10/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Signal Processing (SIP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Accelerator Architecture for Multi Scale Filter Operation
Sub Title (in English)
Keyword(1) Accelerator
Keyword(2) Reconfigurable-Processor
Keyword(3) Image Recognition
1st Author's Name Shinya UENO
1st Author's Affiliation Graduate School of Information Science and Electrical Engineering, Kyushu University()
2nd Author's Name ERIC Gauthier LOVIC
2nd Author's Affiliation Faculty of Information Science and Electrical Engineer-ing, Kyushu University
3rd Author's Name Koji INOUE
3rd Author's Affiliation Faculty of Information Science and Electrical Engineer-ing, Kyushu University
4th Author's Name Kazuaki MURAKAMI
4th Author's Affiliation Faculty of Information Science and Electrical Engineer-ing, Kyushu University
Date 2012-10-19
Paper # VLD2012-51,SIP2012-73,ICD2012-68,IE2012-75
Volume (vol) vol.112
Number (no) 246
Page pp.pp.-
#Pages 6
Date of Issue