| Presentation | 2012-05-29 Implementation of Square Root Calculator on Reconfigurable Processor DS-HIE Takashi UEDA, Kazuya TANIGAWA, Tetsuo HIRONAKA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In recent years, a smart meter has been developed actively in order to constitute smart grid that is expected as next generation power network. However, it is hard to implement a smart meter using a CPU that is used in the current watt-hour meter, since such a CPU only has an enough performance for calculating electric power. Therefore, our goal is to achieve enough performance with small area by using reconfigurable processor DS-HIE. Our previous work showed that the execution time of power calculation reduced 35% by using DS-HIE processor as accelerator. Further it showed that the bottleneck was calculation of square root, which occupies 33% over total execution time. In this paper, square root calclator is mapped on the reconfigurable processor DS-HIE, and its performance and gate count are evaluated. To extract enough performance and small area, the best construction of DS-HIE processor are searched. After that, the execution time to calculate square root on the DS-HIE processor is compared with that on H8/300H CPU. The comparison show that 74.9% of total execution time is reduced by calculating it on the DS-HIE processor. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | DS-HIE / Reconfigurable Processor / Square Root Calculation |
| Paper # | RECONF2012-9 |
| Date of Issue |
| Conference Information | |
| Committee | AI |
|---|---|
| Conference Date | 2012/5/22(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Artificial Intelligence and Knowledge-Based Processing (AI) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Implementation of Square Root Calculator on Reconfigurable Processor DS-HIE |
| Sub Title (in English) | |
| Keyword(1) | DS-HIE |
| Keyword(2) | Reconfigurable Processor |
| Keyword(3) | Square Root Calculation |
| 1st Author's Name | Takashi UEDA |
| 1st Author's Affiliation | Graduate School of Information Sciences, Hiroshima City University() |
| 2nd Author's Name | Kazuya TANIGAWA |
| 2nd Author's Affiliation | Graduate School of Information Sciences, Hiroshima City University |
| 3rd Author's Name | Tetsuo HIRONAKA |
| 3rd Author's Affiliation | Graduate School of Information Sciences, Hiroshima City University |
| Date | 2012-05-29 |
| Paper # | RECONF2012-9 |
| Volume (vol) | vol.112 |
| Number (no) | 70 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |