Presentation | 2012-03-02 Design and Implementation of Distributed TLB Mechanism for Heterogeneous Multi-Core Processors Daiki KAWASE, Kazutoshi SUITO, Hiroki MATSUTANI, Nobuyuki YAMASAKI, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | Heterogeneous multi-core architecture, in which processor cores, memory modules, and I/O modules with various sizes, functions, and speeds are interconnected via Network-on-Chip (NoC), is one of attractive solutions for embedded systems customized for a given application set. In this paper, we propose a distributed TLB (Translation-Lookaside Buffer) mechanism for efficient memory management on the heterogeneous multi-core processors. Specifically, small-sized level-1 TLBs dedicated to each processor core and a single large-sized level-2 TLB shared by all processor cores are implemented on a chip. The level-2 TLB is accessed only when a level-1 TLB miss is incurred. Performance, area, and power of the distributed TLB mechanism can be further optimized by adjusting entry sizes of level-1 TLBs. Preliminary evaluation results show that the distributed TLB mechanism can reduce the area and power compared to single-level flat TLB architecture. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | |
Paper # | CPSY2011-84,DC2011-88 |
Date of Issue |
Conference Information | |
Committee | DC |
---|---|
Conference Date | 2012/2/24(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Dependable Computing (DC) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | Design and Implementation of Distributed TLB Mechanism for Heterogeneous Multi-Core Processors |
Sub Title (in English) | |
Keyword(1) | |
1st Author's Name | Daiki KAWASE |
1st Author's Affiliation | Faculty of Science and Technology, Keio University() |
2nd Author's Name | Kazutoshi SUITO |
2nd Author's Affiliation | Faculty of Science and Technology, Keio University |
3rd Author's Name | Hiroki MATSUTANI |
3rd Author's Affiliation | Faculty of Science and Technology, Keio University |
4th Author's Name | Nobuyuki YAMASAKI |
4th Author's Affiliation | Faculty of Science and Technology, Keio University |
Date | 2012-03-02 |
Paper # | CPSY2011-84,DC2011-88 |
Volume (vol) | vol.111 |
Number (no) | 462 |
Page | pp.pp.- |
#Pages | 6 |
Date of Issue |