Presentation 2012-01-26
Implementation of Numerical Circuit on 3D FPGA-Array
Kenichi TAKAHASHI, Li JIANG, Yusuke ATSUMARI, Shunsuke SHIMAZAKI, Hakaru TAMUKOH, Masatoshi SEKINE,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In recent years, High Performance Computing (HPC) is increasingly used in various fields. HPC systems require both the flexibility and the low power consumption. In order to realize these requests, we have proposed a HPC system using a three-dimensional FPGA-Array. The 3D FPGA-Array is constructed by connecting small FPGA cards equip with three-dimensional I/O directions. It is possible to change its scale (i.e. number of FPGA cards) depending on the amount of calculation. In this paper, we implement a numerical circuit of Poisson's equation and Advection equation into the system, and discuss the performance.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA-Array / Reconfigurable HPC / Numerical Circuit
Paper # VLD2011-115,CPSY2011-78,RECONF2011-74
Date of Issue

Conference Information
Committee CPSY
Conference Date 2012/1/18(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Implementation of Numerical Circuit on 3D FPGA-Array
Sub Title (in English)
Keyword(1) FPGA-Array
Keyword(2) Reconfigurable HPC
Keyword(3) Numerical Circuit
1st Author's Name Kenichi TAKAHASHI
1st Author's Affiliation The Graduate School of Engineering, Tokyo University of Agriculture and Technology()
2nd Author's Name Li JIANG
2nd Author's Affiliation The Graduate School of Engineering, Tokyo University of Agriculture and Technology
3rd Author's Name Yusuke ATSUMARI
3rd Author's Affiliation The Faculty of Engineering, Tokyo University of Agriculture and Technology
4th Author's Name Shunsuke SHIMAZAKI
4th Author's Affiliation The Faculty of Engineering, Tokyo University of Agriculture and Technology
5th Author's Name Hakaru TAMUKOH
5th Author's Affiliation The Graduate School of Engineering, Tokyo University of Agriculture and Technology
6th Author's Name Masatoshi SEKINE
6th Author's Affiliation The Graduate School of Engineering, Tokyo University of Agriculture and Technology
Date 2012-01-26
Paper # VLD2011-115,CPSY2011-78,RECONF2011-74
Volume (vol) vol.111
Number (no) 398
Page pp.pp.-
#Pages 6
Date of Issue