Presentation 2012-01-25
A Fast Approximate Solution of Energy Efficient Network Topology Using Reconfigurable Processor, STP
Akiko HIRAO, Hidetoshi TAKESHITA, Haruka YONEZU, Satoru OKAMOTO, Naoaki YAMANAKA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recently, the Internet is necessary tool for our daily lives, and the number of the Internet users is increasing particularly quickly. Reflecting this trend, the amount of traffic and power consumption of network is increasing. To save the energy of network is a critical issue. One of the concepts of saving the energy is to realize a low power consumption network by aggregating traffic into specific links and powering off interfaces of routers/switches that do not carry traffic. However, a calculation method of this algorithm takes a lot of time to deal with a large network topology. In this paper, we propose a platform that processes the calculation of energy efficient topology rapidly using reconfigurable processor, STP. We use this reconfigurable device for calculation of the link utilization, it takes a lot of time of whole process of this algorithm. We show the possibility that our proposal can execute arithmetic processing faster than a usual software.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Energy saving / Reconfigurable processor / Fast approximate solution
Paper # VLD2011-102,CPSY2011-65,RECONF2011-61
Date of Issue

Conference Information
Committee RECONF
Conference Date 2012/1/18(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Fast Approximate Solution of Energy Efficient Network Topology Using Reconfigurable Processor, STP
Sub Title (in English)
Keyword(1) Energy saving
Keyword(2) Reconfigurable processor
Keyword(3) Fast approximate solution
1st Author's Name Akiko HIRAO
1st Author's Affiliation Department of Information and Computer Science, Faculty of Science and Technology, Keio University()
2nd Author's Name Hidetoshi TAKESHITA
2nd Author's Affiliation Department of Information and Computer Science, Faculty of Science and Technology, Keio University
3rd Author's Name Haruka YONEZU
3rd Author's Affiliation Department of Information and Computer Science, Faculty of Science and Technology, Keio University
4th Author's Name Satoru OKAMOTO
4th Author's Affiliation Department of Information and Computer Science, Faculty of Science and Technology, Keio University
5th Author's Name Naoaki YAMANAKA
5th Author's Affiliation Department of Information and Computer Science, Faculty of Science and Technology, Keio University
Date 2012-01-25
Paper # VLD2011-102,CPSY2011-65,RECONF2011-61
Volume (vol) vol.111
Number (no) 399
Page pp.pp.-
#Pages 6
Date of Issue