| Presentation | 2012-01-25 A Bandwidth Control Scheme based on a Traffic Analysis for an on-Chip Router Daiki YAMAZAKI, Hiroki MATSUTANI, Nobuyuki YAMASAKI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Recent advances in embedded applications have demanded multi-core processors for embedded systems, and Network-on-Chip (NoC) has been used to interconnect multiple cores on a chip. Homogeneous NoCs that consist of identical routers are not efficient if applications have communication locality. In embedded systems, since applications are optimized and their communication pattern can be analyzed at design time, we can further improve the area and performance of NoC by optimizing data width for each link in response to the communication pattern. Toward such optimized heterogeneous NoCs, we present variable-bitwidth router architecture and a traffic analysis algorithm that selects data width for each link. In the evaluations, optimized heterogeneous NoCs are compared with uniform homogeneous NoCs in terms of area and throughput. The results show that the variable-bitwidth routers with the traffic analysis algorithm can significantly improve the area and performance. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | On-chip networks / Network-on-Chip(NoC) / bandwidth control / traffic analysis |
| Paper # | VLD2011-101,CPSY2011-64,RECONF2011-60 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2012/1/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Bandwidth Control Scheme based on a Traffic Analysis for an on-Chip Router |
| Sub Title (in English) | |
| Keyword(1) | On-chip networks |
| Keyword(2) | Network-on-Chip(NoC) |
| Keyword(3) | bandwidth control |
| Keyword(4) | traffic analysis |
| 1st Author's Name | Daiki YAMAZAKI |
| 1st Author's Affiliation | Department of Information and Computer Science, Faculty of Science and Technology, Keio University() |
| 2nd Author's Name | Hiroki MATSUTANI |
| 2nd Author's Affiliation | Department of Information and Computer Science, Faculty of Science and Technology, Keio University |
| 3rd Author's Name | Nobuyuki YAMASAKI |
| 3rd Author's Affiliation | Department of Information and Computer Science, Faculty of Science and Technology, Keio University |
| Date | 2012-01-25 |
| Paper # | VLD2011-101,CPSY2011-64,RECONF2011-60 |
| Volume (vol) | vol.111 |
| Number (no) | 399 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |