Presentation 2012-01-26
Error checker using binary tree structure of residue signed-digit additions
Qian LIU, Kazuhiro MOTEGI, Shugang WEI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, a fast residue checker for error detection of arithmetic circuits is presented. The residue checker consists of SD residue adders, SD residue multipliers and binary-to-residue converters. New addition rules are used for generating the intermediate sum and carry with a binary number representation, and the error checker has a binary tree structure of radix-two signed-digit number modulo m(m=2^p+1) adders. We also try to find the optimum relationship between an n-bit binary number and a p-digit SD residue number. By using the presented residue arithmetic circuits, the error detection can be performed in real-time for a large product-sum circuit.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Error detection / SD(signed-Digit) number representation / residue arithmetic / binary tree / residue checker
Paper # VLD2011-111,CPSY2011-74,RECONF2011-70
Date of Issue

Conference Information
Committee VLD
Conference Date 2012/1/18(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Error checker using binary tree structure of residue signed-digit additions
Sub Title (in English)
Keyword(1) Error detection
Keyword(2) SD(signed-Digit) number representation
Keyword(3) residue arithmetic
Keyword(4) binary tree
Keyword(5) residue checker
1st Author's Name Qian LIU
1st Author's Affiliation Department of Production Science and Technology, Graduate School of Engineering, Gunma Univ.()
2nd Author's Name Kazuhiro MOTEGI
2nd Author's Affiliation Department of Production Science and Technology, Graduate School of Engineering, Gunma Univ.
3rd Author's Name Shugang WEI
3rd Author's Affiliation Department of Production Science and Technology, Graduate School of Engineering, Gunma Univ.
Date 2012-01-26
Paper # VLD2011-111,CPSY2011-74,RECONF2011-70
Volume (vol) vol.111
Number (no) 397
Page pp.pp.-
#Pages 5
Date of Issue