Presentation 2012-01-20
Associativity-Variable Cache to Adaptively Expand Operating Voltage Margin
Jinwook JUNG, Yohei NAKATA, Shunsuke OKUMURA, Hiroshi KAWAGUCHI, Masahiko Yoshimoto,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper presents a dependable cache memory for which associativity can be reconfigured dynamically. The proposed associativity-reconfigurable cache consists of pairs of cache ways. The proposed cache can dynamically enhance its reliability in the dependable mode, thereby trading off its performance. The reliability of the proposed cache can be scaled by reconfiguring its associativity. Moreover, the configuration can be chosen based upon current operating conditions. Our chip measurement results show that the proposed dependable cache possesses the scalable characteristic of reliability. Moreover, it can decrease the minimum operating voltage by 115 mV. The cycle accurate simulation shows that designing the L1, L2 caches using the proposed scheme results in 4.93% IPC loss on average. Area estimation results show that the proposed cache adds area overhead of 1.91% and 5.57% in 32-KB and 256-KB caches, respectively.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Cache / SRAM / Reliability / Variable associativity
Paper # ICD2011-139
Date of Issue

Conference Information
Committee ICD
Conference Date 2012/1/12(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Associativity-Variable Cache to Adaptively Expand Operating Voltage Margin
Sub Title (in English)
Keyword(1) Cache
Keyword(2) SRAM
Keyword(3) Reliability
Keyword(4) Variable associativity
1st Author's Name Jinwook JUNG
1st Author's Affiliation Graduate School of System Informatics, Kobe University()
2nd Author's Name Yohei NAKATA
2nd Author's Affiliation Graduate School of System Informatics, Kobe University
3rd Author's Name Shunsuke OKUMURA
3rd Author's Affiliation Graduate School of System Informatics, Kobe University
4th Author's Name Hiroshi KAWAGUCHI
4th Author's Affiliation Graduate School of System Informatics, Kobe University
5th Author's Name Masahiko Yoshimoto
5th Author's Affiliation Japan Science and Technology Agency CREST
Date 2012-01-20
Paper # ICD2011-139
Volume (vol) vol.111
Number (no) 388
Page pp.pp.-
#Pages 6
Date of Issue