Presentation 2012/1/12
仮想リオーダ・バッファ方式におけるロード/ストア・キューの単純化(プロセッサ・アーキテクチャ,集積回路とアーキテクチャの協創~ノーマリオフコンピューティングによる低消費電力化への挑戦~)
,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English)
Keyword(in Japanese) (See Japanese page)
Keyword(in English)
Paper #
Date of Issue

Conference Information
Committee ICD
Conference Date 2012/1/12(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English)
Sub Title (in English)
Keyword(1)
1st Author's Name
1st Author's Affiliation Graduate School of Engineering, Nagoya University()
Date 2012/1/12
Paper #
Volume (vol) vol.111
Number (no) 388
Page pp.pp.-
#Pages 9
Date of Issue