Presentation 2011-12-15
Simulation and Analysis of the Interference Noise between PLL circuits
Ken Maruhashi, Junki Mizuno, Tsutomu Yoshimura, Syuhei Iwade, Hiroshi Makino, Yoshio Matsuda,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) When the multiple PLL circuits are laid out on a single IC chip, the influence of the interference between PLL circuits becomes a critical issue. In order to evaluate the interference noise, we construct a simulation model which consists of the multiple PLL circuits connected each other via substrate, and analyze the phase noise performance by simulation.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Phase-looked loop circuit (PLL circuit) / Voltage-controlled oscillator (VCO) / Interference Noise / Impulse Sensitivity Function (ISF)
Paper # ICD2011-110
Date of Issue

Conference Information
Committee ICD
Conference Date 2011/12/8(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Simulation and Analysis of the Interference Noise between PLL circuits
Sub Title (in English)
Keyword(1) Phase-looked loop circuit (PLL circuit)
Keyword(2) Voltage-controlled oscillator (VCO)
Keyword(3) Interference Noise
Keyword(4) Impulse Sensitivity Function (ISF)
1st Author's Name Ken Maruhashi
1st Author's Affiliation Graduate School of Engineering, Osaka Institute of Technology()
2nd Author's Name Junki Mizuno
2nd Author's Affiliation Graduate School of Engineering, Osaka Institute of Technology
3rd Author's Name Tsutomu Yoshimura
3rd Author's Affiliation Graduate School of Engineering, Osaka Institute of Technology
4th Author's Name Syuhei Iwade
4th Author's Affiliation Information Science and Technology, Osaka Institute of Technology
5th Author's Name Hiroshi Makino
5th Author's Affiliation Information Science and Technology, Osaka Institute of Technology
6th Author's Name Yoshio Matsuda
6th Author's Affiliation Graduate School of Natural Science and Technology, Kanazawa University
Date 2011-12-15
Paper # ICD2011-110
Volume (vol) vol.111
Number (no) 352
Page pp.pp.-
#Pages 2
Date of Issue