| Presentation | 2011-11-28 An Interrupt Service Handler in Hardware for Ultra-Low Latency Response Naotaka MARUYAMA, Tohru ISHIHARA, Hiroaki TAKADA, Hiroto YASUURA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper proposes an interrupt processing in hardware for achieving ultra-low interrupt latency. Several types of machine control systems such as car steering systems require very short interrupt response in the order of micro seconds. Since the conventional software RTOS cannot achieve such ultra-law interrupt latency, it has not been employed in such a class of real-time systems. This RTOS-less system architecture makes it difficult to reuse the application software modules, and also makes it difficult to increase its reliability and safety. The proposed interrupt processing in hardware achieves ultra-short interrupt response in the order of a few micro seconds. This enables employing the RTOS-based architecture even in the ultra-short latency real-time systems, which increases reusability of applications, reliability and safety of the systems. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Real Time OS / RTOS in hardware / Interrupt latency |
| Paper # | VLD2011-57,DC2011-33 |
| Date of Issue |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2011/11/21(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Dependable Computing (DC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | An Interrupt Service Handler in Hardware for Ultra-Low Latency Response |
| Sub Title (in English) | |
| Keyword(1) | Real Time OS |
| Keyword(2) | RTOS in hardware |
| Keyword(3) | Interrupt latency |
| 1st Author's Name | Naotaka MARUYAMA |
| 1st Author's Affiliation | Kernelon Silicon Incorporate() |
| 2nd Author's Name | Tohru ISHIHARA |
| 2nd Author's Affiliation | Kyoto University |
| 3rd Author's Name | Hiroaki TAKADA |
| 3rd Author's Affiliation | Nagoya University |
| 4th Author's Name | Hiroto YASUURA |
| 4th Author's Affiliation | Kyushu University |
| Date | 2011-11-28 |
| Paper # | VLD2011-57,DC2011-33 |
| Volume (vol) | vol.111 |
| Number (no) | 325 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |