| Presentation | 2011-10-25 Simultaneous Optimization of a CDFG Structure and a Schedule Based on Super-node Representation Akira HIRATA, WAUDYASOORIYA Hasitha MUTHUMALA, Masanori HARIYAMA, Michitaka KAMEYAMA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In high-level synthesis, control-data flow graphs(CDFGs) are frequently used to describe the behavior of circuits since they can explicitly represents the parallelism and dependency of algorithms. The structure of CDFGs has great impact on the results of the high-level synthesis tasks such as scheduling and allocation. Although it is desirable to find the CDFG structure that is suitable for the constraints of the high-level synthesis tasks, the search for the suitable structure is very time-consuming. This paper presents an CDFG representation using a super node which is a virtual operation node merging several operations nodes. In order to handle the super nodes in the scheduling task, the list-based scheduling is extended such that operations are identified by their inputs. The proposed list-based scheduling minimizes the numbers of control steps and registers under resource constraints based on the priority functions that also optimize the CDFG structure. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | High-level synthesis / Control-Data Flow Graph(CDFG) / List-based scheduling |
| Paper # | SIP2011-77,ICD2011-80,IE2011-76 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2011/10/17(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Simultaneous Optimization of a CDFG Structure and a Schedule Based on Super-node Representation |
| Sub Title (in English) | |
| Keyword(1) | High-level synthesis |
| Keyword(2) | Control-Data Flow Graph(CDFG) |
| Keyword(3) | List-based scheduling |
| 1st Author's Name | Akira HIRATA |
| 1st Author's Affiliation | Graduate School of Information Sciences, Tohoku University() |
| 2nd Author's Name | WAUDYASOORIYA Hasitha MUTHUMALA |
| 2nd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| 3rd Author's Name | Masanori HARIYAMA |
| 3rd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| 4th Author's Name | Michitaka KAMEYAMA |
| 4th Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| Date | 2011-10-25 |
| Paper # | SIP2011-77,ICD2011-80,IE2011-76 |
| Volume (vol) | vol.111 |
| Number (no) | 258 |
| Page | pp.pp.- |
| #Pages | 5 |
| Date of Issue | |