Presentation 2011-09-27
Performance Evaluation of Power Monitoring Programs on Reconfigurable Processor DS-HIE
Kyohei TAO, Takatoshi TAMAOKI, Kazuya TANIGAWA, Tetsuo HIRONAKA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In recent years, smart grid has been emerging as a new power network. As the smart grid needs a smart meter, it has been developed actively. However, a CPU in a wattmeter carried out only power monitoring programs, the CPU doesn't have enough performance as the CPU for a smart meter with various services. We decided to use reconfigurable processor DS-HIE with CPU to support various services. Further since the chip area limit is severe, it needs to keep the chip area of DS-HIE processor less than several times over conventional chip area. In this paper, we investigate DS-HIE processor suitable for power monitoring programs, and evaluated its performance. As a result, the CPU with suitable DS-HIE processor reduced 35.01 - 35.85% execution time compared with execution on only CPU, and the additional chip area counted by NAND gate were 6,000 to 80,000 counts, respectively. Further, the suitable digit widths of operation unit were 4 bits, 2 bits, 8 bits, and 1 bit according to the gate counts 6,000, 7,000, 8,000 and 20,000 respectively.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Power Monitoring Programs / Reconfigurable Processor / DS-HIE
Paper # RECONF2011-36
Date of Issue

Conference Information
Committee RECONF
Conference Date 2011/9/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Performance Evaluation of Power Monitoring Programs on Reconfigurable Processor DS-HIE
Sub Title (in English)
Keyword(1) Power Monitoring Programs
Keyword(2) Reconfigurable Processor
Keyword(3) DS-HIE
1st Author's Name Kyohei TAO
1st Author's Affiliation Graduate School of Information Sciences, Hiroshima City University()
2nd Author's Name Takatoshi TAMAOKI
2nd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
3rd Author's Name Kazuya TANIGAWA
3rd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
4th Author's Name Tetsuo HIRONAKA
4th Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
Date 2011-09-27
Paper # RECONF2011-36
Volume (vol) vol.111
Number (no) 218
Page pp.pp.-
#Pages 6
Date of Issue