Presentation 2011-09-27
Case Studies on an FPGA with System-Level Multiprocessor Design Toolset
Seiya SHIBATA, Yuki ANDO, Shinya HONDA, Hiroyuki TOMIYAMA, Hiroaki TAKADA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper presents a system-level multiprocessor design toolkit: SystemBuilder. SystemBuilder enables system designers to design multiprocessor system on a chips (MPSoCs) and to explore the design space efficiently. In the system-level design, system designers start from describing the functionalities of embedded systems as processes and channels, and iterates mapping of them to hardware architectures and evaluation of them. Processes and channels represent concurrent computation components and communication among processes, respectively. SystemBuilder helps designers evaluate mappings of a system by automatically generating implementation of the mappings for an FPGA. In order to demonstrate efficiency of SystemBuilder, we show three case studies on system design on AES encryption, JPEG decoder and MPEG-4 decoder.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) System-Level Design / MPSoC / Embedded Systems / RTOS
Paper # RECONF2011-32
Date of Issue

Conference Information
Committee RECONF
Conference Date 2011/9/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Case Studies on an FPGA with System-Level Multiprocessor Design Toolset
Sub Title (in English)
Keyword(1) System-Level Design
Keyword(2) MPSoC
Keyword(3) Embedded Systems
Keyword(4) RTOS
1st Author's Name Seiya SHIBATA
1st Author's Affiliation Graduate School of Information Science, Nagoya University:JSPS()
2nd Author's Name Yuki ANDO
2nd Author's Affiliation Graduate School of Information Science, Nagoya University
3rd Author's Name Shinya HONDA
3rd Author's Affiliation Graduate School of Information Science, Nagoya University
4th Author's Name Hiroyuki TOMIYAMA
4th Author's Affiliation College of Science and Engineering, Ritsumeikan University
5th Author's Name Hiroaki TAKADA
5th Author's Affiliation Graduate School of Information Science, Nagoya University
Date 2011-09-27
Paper # RECONF2011-32
Volume (vol) vol.111
Number (no) 218
Page pp.pp.-
#Pages 6
Date of Issue