Presentation 2011-07-29
Reducing Leakage Power Consumption of Functional Units with Fine-grained Power Gating
Weihan WANG, Yuya OHTA, Zhao LEI, Yoshifumi ISHII, Kimiyoshi USAMI, Hideharu AMANO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) High speed power gating techniques are useful for reducing leakage power by functional units of CPU core. This paper presents a design and implemetation of functional units on a MIPS R3000 processor with the Row-based power gating technique. Compared with the cell-based power gating technique, which is implemented in our previous work - Geyser-1, the row-based power gating technique can achieve shorter Break-Even time but at a cost of a slightly longer wake-up latency. The post-layout simulation with a benchmark program, JPEG Encoder, shows that with Row-based power gaitng, the leakage power of 4 functional units on MIPS R3000 can be reduced by 28% at 25C; on the other hand, with row-based power gaitng the leakage can be reduced by 26%.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Low Power / Power Gating / Processor
Paper # CPSY2011-9
Date of Issue

Conference Information
Committee CPSY
Conference Date 2011/7/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Reducing Leakage Power Consumption of Functional Units with Fine-grained Power Gating
Sub Title (in English)
Keyword(1) Low Power
Keyword(2) Power Gating
Keyword(3) Processor
1st Author's Name Weihan WANG
1st Author's Affiliation Faculty of science and Technology, Keio University()
2nd Author's Name Yuya OHTA
2nd Author's Affiliation Department of Information Science and Engineering, Shibaura Institute of Technology
3rd Author's Name Zhao LEI
3rd Author's Affiliation Faculty of science and Technology, Keio University
4th Author's Name Yoshifumi ISHII
4th Author's Affiliation Faculty of science and Technology, Keio University
5th Author's Name Kimiyoshi USAMI
5th Author's Affiliation Department of Information Science and Engineering, Shibaura Institute of Technology
6th Author's Name Hideharu AMANO
6th Author's Affiliation Faculty of science and Technology, Keio University
Date 2011-07-29
Paper # CPSY2011-9
Volume (vol) vol.111
Number (no) 163
Page pp.pp.-
#Pages 6
Date of Issue